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 
Abstract— We fabricated Quantum Dot (QD) devices using a 
standard SOI CMOS process flow, and demonstrated that the spin 
of confined electrons could be controlled via a local electrical-field 
excitation, owing to inter-valley spin-orbit coupling. We discuss 
that modulating the confinement geometry via an additional 
electrode may enable switching a quantum bit (qubit) between an 
electrically-addressable valley configuration and a protected spin 
configuration. This proposed scheme bears relevance to improve 
the trade-off between fast operations and slow decoherence for 
quantum computing on a Si qubit platform. Finally, we evoke the 
impact of process-induced variability on the operating bias range.   
  
Index Terms— Quantum information, qubits, spins, CMOS.  
I. INTRODUCTION 
Y leveraging the phenomena of quantum superposition and 
entanglement, some specifically designed quantum 
algorithms [1] can achieve polynomial to exponential 
speed up when compared to their best classical counterparts, 
thus holding great promise for a variety of applications such as 
secure data exchange, database search, machine learning, and 
simulation of quantum processes. Quantum computers are 
envisioned as hybrid devices [2] where quantum cores operate 
in conjunction with classical circuitry, part of which is 
dedicated to programming, control and post-processing 
functions. While the engineering challenges span across various 
fields such as physics, electronics, computer science and 
computer engineering [3], we focus here on the matter of 
integrating qubits with long coherence times and high-fidelity 
operations.  
The first of DiVincenzo’s criteria [3] for a physical 
implementation of a quantum computer is the ability to define 
two-level quantum-mechanical systems, and several candidates 
have emerged in the past decades. Solid-state qubits which can 
be controlled electrically are generally thought to be more 
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scalable and their manipulation can be performed at the GHz 
timescale, though it comes at the cost of shorter coherence 
times. Among the latter, superconducting qubits have been 
historically leading the race in the implementation of quantum 
logic. These are however macroscopic objects and as such 
prone to coupling to probes and environment. Spin qubits, in 
which the quantum information is encoded in the spin degree of 
freedom of one [5] or several [6],[7] charged particles, may 
offer a good compromise owing to their microscopic 
dimensions. Silicon spin qubits in particular have recently 
emerged as a promising option, first due to the recent 
observation of long coherence times and high fidelity [8]-[10], 
and second thanks to their compatibility with state-of-the-art 
technologies perfected over several decades by the IC 
manufacturing industry.  
Regarding the first point, the latest notable achievements are 
the demonstration of single qubit Gates with >99% fidelity 
[10],[11], and the implementation of quantum algorithms on a 
two-qubit processor [12]. Fig. 1 shows the evolution of a figure 
of merit sometimes called “Q-factor” for experimental 
realizations in the relatively recent area of Si spin qubits. 
  Maximizing the Q-factor is critical to performing robust 
calculations since it sets an upper bound to the number of 
operations that can be sequentially performed on a number of 
qubits for the implementation of quantum error detection 
protocols. Whereas increasing the coherence time in a quantum 
system is generally carried out by further insulating the qubit 
from its environment, fast manipulation depends on a strong 
coupling to the excitation signal. The following proposal 
[18],[19] aims at alleviating this trade-off by making an 
otherwise protected qubit sensitive to locally applied electrical 
stimuli solely during the manipulation phase. This manuscript 
is an extended version of [19], with additional considerations 
regarding the impact of surface roughness and film thickness 
variability on finding the proper bias conditions for each device. 
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Fig. 1. Graph adapted from [16], showing the number of operations per error 
for various implementations of superconducting qubits vs. publication year. 
The added star symbols represent recent demonstrations of Si spin qubits in 
electrostatically-defined Quantum Dots. The figure of merit was estimated as 
the dephasing time T2* divided by the time needed to induce a -rotation of the 
spin. The dashed line corresponds to an error threshold compatible with the 
implementation of most Quantum Error Correction Codes. 
II. DEVICE AND DEFINITION OF QUANTUM STATES 
In recent prior work, we have demonstrated two-axis control 
of the first hole spin qubit in Si transistor-like structures using 
a CMOS technology platform [17]-[21]. The first step is the 
ability to isolate and confine a charged particle, electron or hole, 
in a Quantum Dot (QD). Our approach consists in using 
accumulation field-effect Gates to define the confinement 
potential under e.g. a Si/SiO2 interface. Lateral definition is 
assisted by mesa patterning of the Si active area. Carrier 
reservoirs are formed by ion implantation and coupled to the 
QDs. In this work, the fabrication only differs from a standard 
CMOS process flow by the deposition of larger SiN spacers 
with respect to the case of classical devices (30 nm vs. typically 
~10 nm or less). They are designed to protect the SOI film from 
self-aligned doping between dense Gates (64nm pitch), thus 
leading to a linear arrangement of wrap-around Gates along an 
intrinsic NanoWire (Fig. 2) [22].  
 
 
Fig. 2.  Left: STEM view along the Gate wrapping around the Si channel. 
Center: STEM view of two Gates in series (64 nm pitch) showing the width of 
the 1st spacer. Right: simplified process flow. 
 
At very low temperatures (~1K and below), each Gate 
defines a QD with a discrete energy spectrum, which can be 
used to confine a small number of charges controlled by the 
Coulomb blockade effect (Fig. 3). The wide spacers over an 
undoped thin film provide tunnel junctions separating the QDs 
from the charge reservoirs and from one another. Making a 
qubit out of a QD entails the ability to initialize and manipulate 
a two-level quantum state of a single charge, such as spin-down 
|↓⟩ and spin-up |↑⟩. Spin degeneracy can be lifted by means of 
an externally-applied static magnetic field B, the so-called 
Zeeman splitting energy being EZ=|g|.µB.B where g is the Landé 
g-factor (g≈2 for electrons in Si) and µB the Bohr magneton. 
Initialization is simply performed by waiting for the system to 
relax to its ground state |↓⟩.  
 
Fig. 3.  Energy profile along the channel of (a) a SOI FET at 300K in which 
carriers flow continuously above a lowered barrier (b) a SET operating in the 
Coulomb Blockade regime at low T due to large tunnel barriers beneath the 
spacers and energy quantization in the Gate-defined Quantum Dot (QD). 
 
Inducing transitions by Electron Spin Resonance (ESR) with 
an RF magnetic-field is the most straightforward approach to 
spin control (Fig. 4), but the excitation can hardly be applied 
locally. This can be a drawback for maximizing the 
manipulation speed, which depends on the coupling strength.  
Electrical Dipole Spin Resonance (EDSR) driven by a Field-
Effect Gate placed directly on top of the qubit can in principle 
be achieved with the assistance of a micromagnet producing a 
magnetic-field gradient in the vicinity. This causes the particle 
traveling back and forth to perceive an oscillating B-field [10]-
[14],[23]. However, this approach can be demanding in terms 
of integration and design of large-scale qubit arrays. A more 
compact solution would be to rely on the intrinsic Spin-Orbit 
Coupling (SOC) of the material(s), which tie the spin of a 
particle to its orbital motion and hence all-electrical oscillating 
signals. Unfortunately in Si electrons, unlike holes, have 
generally weak intrinsic SOC. 
 
 
 
Fig. 4. (Top left) Principle of Zeeman splitting between |↓⟩ and |↑⟩, resonant 
transitions and spin resonance signature. (Top right) B-field-mediated ESR. 
(Bottom) E-field-mediated EDSR, either relying on intrinsic Spin-Orbit 
Coupling (SOC), or using a micro-magnet as an auxiliary. 
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 Our test device for EDSR demonstration (Fig. 5) consists of 
a Two-Gate nFET-like structure with Gates partially wrapping 
around the [110]-oriented SOI NanoWire (W=30nm; H=12nm) 
[25]. As shown in [27], electron localization occurs along the 
upper edges of the mesa. We consider two QDs, QD1 and QD2 
confined in the “corners” defined by gates G1 and G2. If both 
are in the same spin state (e.g. parallel spins, which is the 
ground state in a finite magnetic field B), Pauli’s exclusion 
principle prevents charge movement from QD1 to QD2, and 
hence IDS current from flowing. However, a spin rotation 
obtained by applying a resonant RF E-Field to G1 would lift the 
Pauli Spin Blockade and enable a non-zero current.  
 
 
 
Fig. 5. (a) Top-view SEM of the two-Gate device after Gate patterning, and 
setup description. (b) Spin-filtering mechanism across the Double QD based on 
the Pauli Spin Blockade rectifying the Drain current. (c) Schematic view of the 
partially wrapping Gates. (d) Cross-section along a Gate and representation of 
the asymmetrical electron wavefunction along the mesa edge, or “Corner Dot”. 
 
Yet for electrons in Si, the additional valley degree of 
freedom needs to be considered. The conduction band of bulk 
Si features six degenerate  valleys. Structural and electrical 
confinement in our device, however, leaves two low-lying 
valleys v1 and v2, separated by an energy V. From these two 
valleys, four distinct states can be resolved upon applying a 
static magnetic field: |𝑣1, ↓⟩, |𝑣1, ↑⟩,|𝑣2, ↓⟩ and |𝑣2, ↑⟩.   
III. CORNER DOTS AND SPIN-VALLEY MIXING 
     Of particular interest are the two states |𝑣1, ↑⟩ and |𝑣2, ↓⟩, 
which may be mixed under the condition that an inter-valley 
spin-orbit (SO) coupling coefficient Cv1v2 in the Hamiltonian is 
non-zero. As illustrated in Fig. 7, this criterion is fulfilled if the 
mirror symmetry of the electron wavefunction with respect to 
the (XZ) plane is broken [24],[25]. The partially overlapping 
Gate leading to the “Corner Dot” confinement is therefore the 
key to spin-valley-orbit mixing in this case.  
 
 
1 Magnet-free resonant E-field manipulation of a two-electron qubit in the 
{|↑↓⟩, |↓↑⟩} basis was recently demonstrated in [26], by leveraging the g-factor 
difference between two quantum dots (fAC = 0.9MHz ≈ |g|.µB.B/h ). 
 
 
Fig. 6. Impact of device geometry on inter-valley Spin-Orbit Coupling. The 
coupling term Cv1v2 is non-zero if the symmetry of the electron wavefunction 
with respect to the (XZ) plane is broken. This condition is fulfilled in the case 
of Corner Dots. 
 
As B is increased and the spin splitting EZ=|g|.µB.B 
approaches the valley splitting V, the |𝑣1, ↑⟩ and |𝑣2, ↓⟩ 
energies may either cross (no coupling) or anticross (Cv1v2 ≠ 0). 
In the former case (Fig. 7a)), only spin-preserving inter-valley 
transitions can be expected in response to pure E-field 
excitations. In the latter case, due to states mixing near the 
anticrossing, B-dependent spin/valley transition diagonals may 
add-up to the EDSR signal (Fig. 7b)). A color plot of IDS 
measured in a dilution cryostat at T=15mK vs. E-field 
frequency and B clearly shows spin resonance lines (Fig. 8). 
This is to our knowledge the first experimental measurement of 
micromagnet-free resonant E-field manipulation of single 
electron1 spins in Si QDs [25]. 
 
 
 
Fig. 7. (a) Zeeman splitting from v1 and v2 in the case of no inter-valley SOC, 
and associated expected EDSR signal. (b) Case in which inter-valley SOC 
exists and states anti-cross, and expected EDSR. The dotted frame symbolizes 
the region measured in Fig. 8.  
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Fig. 8. Experimentally measured EDSR signal (two measurements combined, 
with insert for higher magnetic fields) in the dotted frame region of Fig. 7 (b), 
showing spin and spin/valley transitions. 
IV. PROGRAMMING A VALLEY STATE, ENCODING A SPIN STATE 
Since the splitting between v1 and v2 is related to charge 
confinement close to an interface, it is possible to tune V by 
modulating the vertical electric field. This was shown in [28] 
using coplanar side Gates on bulk Si, but SOI offers the 
possibility of using the Back-Gate potential Vb. We calculated 
the V(Vb) energy dependence using a Tight Binding model for 
the valley and the SO coupling at the atomistic level [29]. The 
results are shown in Fig. 9 together with corresponding plots of 
the electron wavefunction. The tunability of V can be 
leveraged as schematized on Fig. 10: adiabatically changing Vb 
allows following the lower branch past the anticrossing and 
transitioning continuously from |𝑣1, ↑⟩ to |𝑣2, ↓⟩. If one defines 
the qubit basis states |0⟩ as |𝑣1, ↓⟩  and |1⟩ as this hybridized 
lower branch, Vb enables to switch between a pure spin regime 
and a pure valley regime. The advantage of a valley qubit is the 
all-electrical addressability of inter-valley transitions, the 
downside being sensitivity to charge noise and hence shorter 
decoherence times. Conversely, when in spin regime, the qubit 
is scarcely addressable electrically but benefits from a longer 
lifetime. 
 
 
Fig. 9. Simulated influence of the SOI Back-Gate voltage Vb on the V valley 
splitting for an ideal device (no surface roughness). V is maximal when the 
charge is confined against an interface. At first, a more positive Vb tends to pull 
the wavefunction towards the center of the NanoWire, away from the interfaces. 
A further Vb increase results in increasing V again, due to charge confinement 
against the interface with the buried oxide. Here the width and height of the 
wire are W=30 nm and H=10 nm, the gate is 30 nm long, and the buried oxide 
is 25 nm thick. The y and z position of the Front Gate, biased at Vfg=+0.1V, is 
highlighted in green. 
 
Fig. 10. Energy diagram showing two Vb configurations. At a given B, changing 
Vb adiabatically enables to switch between a spin qubit and a valley qubit 
regime, by operating respectively left and right of the anti-crossing. 
 
     This approach leads to circumventing a trade-off between 
qubit manipulation speed and coherence time, thus improving 
the number of operations/error. Advantageously, the qubit 
rotation speed is maximal when the charge is pulled away from 
the interfaces, which is more challenging to achieve by using 
only coplanar Front Gates as proposed in [30]. Fig. 11 shows 
the simulated chronograms of the electrical RF Gate 1 
excitation signal (n= 23.66 GHz), the resulting Rabi 
oscillations of the qubit (fRabi = 80 MHz) in valley mode, and 
the eventual spin rotation as Vb adiabatically ramps past the 
anticrossing back to spin mode.   
 
  
Fig. 11. Simulated purely electrical manipulation of the spin of a confined 
electron. A Vb ramp brings the qubit in the valley regime, in which it can 
oscillate (fRabi = 80MHz) in response to an RF E-field excitation (here n=23.66 
GHz). As the Vb ramp is reversed, the |1⟩ eigenstate transitions from |𝑣2, ↓⟩ to 
|𝑣1, ↑⟩, thus leading to a  rotation of the spin. p(|1⟩) is  the probability to be in 
the |1⟩ state and 〈𝑆𝑦〉 is the average spin along y (the direction of the magnetic 
field). 
V. DISCUSSION 
In this section, we provide some insight on the impact of 
process variations on the optimal operating range of the back-
Gate bias-mediated scheme described above. We have re-
calculated V(Vb), accounting for local variability due to 
surface roughness (Fig. 12). The surface roughness profiles are 
generated from a Gaussian auto-correlation function with 
rms=0.4 nm consistent with room-temperature mobility 
measurements in similar devices. It can be noted that the Vb 
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value where the Zeeman and valley splitting match, i.e. the 
anticrossing point, can be spread over as much as 0.5V. The 
most negative Vb value should serve as an upper bound for the 
“hold” operation in spin regime. For “program”, Vb should be 
targeted near the minimum of V where manipulation is the 
fastest and takes place at the resonance frequency V/h. This 
corresponds to a regime in which the electron is pulled away 
from both interfaces and is thus least affected by surface 
roughness, hence the smaller dispersion. 
 
  
Fig. 12. Impact of local surface roughness variability on the V(Vb) dependence 
(rms 0.4 nm). The spreading tends to be less severe near the V minimum, so 
the magnetic field can be chosen to operate close to this point. As V=|g|.µB.B 
defines the anticrossing point, traveling up the curve leads to the spin regime, 
and down to the valley regime.  
 
 Figure 13 shows the dependence of the minimum valley 
splitting ∆V
min
 near Vb=0.2 V as a function of the height H of the 
nanowire. Different realizations of surface roughness disorder 
(dotted lines) are averaged (solid line). ∆V
min
 decreases as the 
height of the nanowire increases and the wave function can be 
further decoupled from the top and bottom surfaces. The 
remaining oscillations are the fingerprints of the interferences 
between wave reflections on the top and bottom interfaces 
which are not completely washed out by surface roughness. The 
minimum valley splitting can be brought well below 75 eV in 
devices with H > 8 nm, so that the qubit can be manipulated at 
reasonable frequencies V/h<20 GHz. 
 
 
Fig. 13. Dependence of the minimum valley splitting ∆V
min near Vb=0.2 V as a 
function of the height H of the nanowire. Each dotted line is a separate surface 
roughness sample; the solid line is the average. 
 
In practice, it may be desirable to control all qubits at a unique 
resonance frequency n<|g|.µB.B/h and adjust Vb so that V=hn 
matches that frequency. This however calls for individual back 
gates and for a calibration of each qubit device. 
The strength of inter-valley Spin-Orbit coupling Cv1v2, which 
ultimately determines the manipulation speed, displays a 
similar trend versus Vb as the valley splitting (Fig. 14). This is 
because a reduction of vertical confinement coincides with a 
recovery of the wavefunction symmetry. It is however 
noteworthy that Cv1v2 is much more robust against interface 
disorder, a trend which is confirmed when varying film 
thickness H.   
 
 
Fig. 14. (a) Impact of local surface roughness variability for a device with 
H=10 nm on the intervalley SOC coefficient Cv1v2 as a function of Vb. Cv1v2 
is extremely robust with respect to surface roughness, so that SOC is always 
significant at the anticrossing point. Cv1v2 reaches a minimum around Vb=0.2 
V, corresponding to an additional approximate symmetry plane. (b) Cv1v2 as 
a function of H, near the anticrossing region at Vb=-0.2 V. Cv1v2 is again 
extremely robust, even on large variations of the nanowire thickness. 
VI. CONCLUSIONS 
We observed spin transitions in MOS Gate-confined 
electrons in a Si NW using only E-field excitations and without 
resorting to co-integrated micromagnets. The underlying 
mechanism is based on the interplay between Spin-Orbit 
Coupling (SOC) and the multi-valley structure of the Si 
conduction band, and is enhanced by the “Corner Dot” device 
geometry. By offering the ability to break and restore the 
confinement symmetry at will, the SOI Back-Gate permits fast 
programming in valley mode, and information storage in spin 
mode. This functionality could alleviate the trade-off between 
fast manipulation and long coherence time, thereby improving 
the outlook for compact, scalable and fault-tolerant quantum 
logic circuits. Considering the valley-splitting-dependent 
resonance frequency for driving coherent oscillations of the 
qubit, it is probable that separate back-Gates should be defined 
in order to calibrate each device to a common operating point.   
  
|g|µBB
(a)
(b)
ACKNOWLEDGMENT 
   The authors acknowledge financial support from the EU 
under Project MOS-QUITO (No. 688539) and the Marie Curie 
Fellowship within the Horizon 2020 program, and from the 
French National Research Agency (ANR) through projects 
IDEX UGA (ANR-15-IDEX-0002) and CMOSQSPIN (ANR-
17-CE24-0009). Part of the calculations was run on the 
TGCC/Curie and CINECA/Marconi machines using 
allocations from GENCI and PRACE. 
 
REFERENCES 
[1] http://math.nist.gov/quantum/zoo/ 
[2] R. Van Meter, C. Horsman, "A Blueprint For Building a Quantum 
Computer", Communications of the ACM, 56, 10, pp. 84-93, 2013. doi: 
10.1145/2494568 
[3] C. G. Almudever, L. Lao, X. Fu, N. Khammassi, I. Ashraf, D. Iorga, S. 
Varsamopoulos, C. Eichler, A. Wallraff, L. Geck, A. Kruth, J. Knoch, H. 
Bluhm, K. Bertels, "The engineering challenges in quantum computing", 
IEEE Design, Automation & Test in Europe Conference & Exhbition 
(DATE), 2017. doi: 10.23919/DATE.2017.7927104 
[4] D. P. DiVincenzo, "The Physical Implementation of Quantum 
Computation", arXiv:quant-ph/0002077, 2000. doi:  
10.1002/1521-3978(200009)48:9/11<771::AID-PROP771>3.0.CO;2-E 
[5] D. Loss, D. P. DiVincenzo, "Quantum computation with quantum dots", 
Phys. Rev. A, 57, 120, 1998. doi: 10.1103/PhysRevA.57.120 
[6] D. P. DiVincenzo, D. Bacon, J. Kempe, G. Burkard, K. B. Whaley, 
"Universal quantum computation with the exchange interaction", Nature, 
408, 339-342, 2000. doi: 10.1038/35042541 
[7] J. Levy, "Universal Quantum Computation with Spin-1/2 Pairs and 
Heisenberg Exchange", Phys. Rev. Lett., 89, 147902, 2002. doi: 
10.1103/PhysRevLett.89.147902 
[8] M. Veldhorst, J. C. C. Wang, C. H. Yang, A. W. Leenstra, B. deRonde, J. 
P. Dehollain, J. T. Muhonen, F. E. Hudson, K. M. Itoh, A. Morello, A. S. 
Dzurak, "An addressable quantum dot qubit with fault-tolerant control-
fidelity", Nat. Nanotechnol., 9, 981-985, 2014. doi: 
10.1038/nnano.2014.216 
[9] M. Veldhorst, C. H. Yang, J. C. C. Huang, J. P. Dehollain, J. T. Muhonen, 
S. Simmons, A. Laucht, F. E. Hudson, K. M. Itoh, A. Morello, A. S. 
Dzurak, "A two-qubit logic gate in silicon," Nature, 526, 410-414, 2015. 
doi: 10.1038/nature15263 
[10] J. Yoneda, K. Takeda, T. Otsuka, T. Nakajima, M. R. Delbecq, G. Allison, 
T. Honda, T. Kodera, S. Oda, Y. Hoshi, N. Usami, K. M. Itoh, S. Tarucha, 
"A quantum-dot spin qubit with coherence limited by charge noise and 
fidelity higher than 99.9%", Nat. Nanotechnol., 13, 102-106, 2018. doi: 
10.1038/s41565-017-0014-x 
[11] D. M. Zajac, A. J. Sigillito, M. Russ, F. Borjans, J. M. Taylor, G. Burkard, 
J. R. Petta, "Resonantly driven CNOT gate for electron spins", Science, 
359, 439-442, 2018. doi: 10.1126/science.aao5965 
[12] T. F. Watson, S. G. J. Philips, E. Kawakami, D. R. Ward, P. Scarlino, M. 
Veldhorst, D. E. Savage, M. G. Lagally, M. Friesen, S. N. Coppersmith, 
M. A. Eriksson, L. M. K. Vandersypen, "A programmable two-qubit 
quantum processor in silicon", Nature, 555, 633-637, 2018. doi: 
10.1038/nature25766 
[13] K. Takeda, J. Kamioka, T. Otsuka, J. Yoneda, T. Nakajima, M. R. 
Delbecq, S. Amaha, G. Allison, S. Oda, S. Tarucha, "A fault-tolerant 
addressable spin qubit in a natural silicon quantum dot", Science 
Advances, 2, 8, 2016. doi: 10.1126/sciadv.1600694 
[14] E. Kawakami, P. Scarlino, D. R. Ward, F. R. Braakman, D. E. Savage, M. 
G. Lagally, M. Friesen, S. N. Coppersmith, M. A. Eriksson, L. M. 
Vandersypen, "Electrical control of a long-lived spin qubit in a Si/SiGe 
quantum dot," Nat. Nanotechnology, vol. 9, pp. 666-670, 2014. doi: 
10.1038/nnano.2014.153 
[15] J. J. Pla, K. Y. Tan, J. P. Dehollain, W. H. Lim, J. J. L. Morton, D. N. 
Jamieson, A. S. Dzurak, A. Morello, "A single-atom electron spin qubit 
in silicon", Nature, 489, 2012. doi: 10.1038/nature11449 
[16] M. H. Devoret, R. J. Schoelkopf, "Superconducting Circuits for Quantum 
Information: An Outlook", Science, 339, 6124, 2013. doi: 
10.1126/science.1231930 
[17] L. Hutin, R. Maurand, D. Kotekar-Patil, A. Corna, H. Bohuslavskyi, X. 
Jehl, S. Barraud, S. De Franceschi, M. Sanquer, M. Vinet, “Si CMOS 
platform for quantum information processing,” IEEE Symposium on VLSI 
Technology, 2016. doi: 10.1109/VLSIT.2016.7573380  
[18] L. Bourdet, Y.-M. Niquet, "All-electrical manipulation of silicon spin 
qubits with tunable spin-valley mixing", Phys. Rev. B, 97, 155433, 2018. 
doi: 10.1103/PhysRevB.97.155433 
[19] L. Hutin, L. Bourdet, B. Bertrand, A. Corna, H. Bohuslavskyi, A. Amisse, 
A. Crippa, R. Maurand, S. Barraud, M. Urdampilleta, C. Bäuerle, T. 
Meunier, M. Sanquer, X. Jehl, S. De Franceschi, Y.-M. Niquet, M. Vinet, 
"All-electrical control of a hybrid electron spin/valley quantum bit in SOI 
CMOS technology", IEEE Symposium on VLSI Technology, 2018. 
[20] R. Maurand, X. Jehl, D. Kotekar-Patil, A. Corna,  H. Bohuslavskyi, R. 
Laviéville, L. Hutin, S. Barraud, M. Vinet, M. Sanquer, S. De Franceschi, 
“A CMOS silicon spin qubit,” Nature Communications, vol. 7, 13575, 
2016. doi: 10.1038/ncomms13575 
[21] A. Crippa, R. Maurand, L. Bourdet, D. Kotekar-Patil, A. Amisse, X. Jehl, 
M. Sanquer, R. Laviéville, H. Bohuslavskyi, L. Hutin, S. Barraud, M. 
Vinet, Y.-M. Niquet, S. De Franceschi, “Electrical Spin Driving by g-
Matrix Modulation in Spin-Orbit Qubits”, Phys. Rev. Lett., 120, 137702, 
2018. doi: 10.1103/PhysRevLett.120.137702 
[22] S. De Franceschi, L. Hutin, R. Maurand, L. Bourdet, H. Bohuslavskyi, A. 
Corna, D. Kotekar-Patil, S. Barraud, X. Jehl, Y.-M. Niquet, M. Sanquer, 
M. Vinet, “SOI technology for quantum information processing”, IEEE 
International Electron Devices Meeting (IEDM), 2016. doi: 
10.1109/IEDM.2016.7838409 
[23] M. Pioro-Ladrière, T. Obata, Y. Tokura, Y.-S. Shin, T. Kubo, K. Yoshida, 
T. Taniyama, S. Tarucha, "Electrically driven single-electron spin 
resonance in a slanting Zeeman field", Nat. Phys., vol. 4, 10, pp. 776-779, 
2008. doi: 10.1038/nphys1053 
[24] X. Hao, R. Ruskov, M. Xiao, C. Tahan, H.W. Jiang, "Electron spin 
resonance and spin-valley physics in a silicon double quantum dot", 
Nature Communications, 5, 3860, 2014. doi: 10.1038/ncomms4860 
[25] A. Corna, L. Bourdet, R. Maurand, A. Crippa, D. Kotekar-Patil, H. 
Bohuslavskyi, R. Laviéville, L. Hutin, S. Barraud, X. Jehl, M. Vinet, S. 
De Franceschi, Y.-M. Niquet, M. Sanquer, “Electrically driven electron 
spin resonance mediated by spin-valley-orbit coupling in a silicon 
quantum dot”, npj Quantum Information, vol. 4, 6, 2018. doi: 
10.1038/s41534-018-0059-1 
[26] P. Harvey-Collard, R. M. Jock, N. T. Jacobson, A. D. Baczewski, A. M. 
Mounce, M. J. Curry, D. R. Ward, J. M. Anderson, R. P. Manginell, J. R. 
Wendt, M. Rudolph, T. Pluym, M. P. Lilly, M. Pioro-Ladrière, M. Caroll, 
“All-electrical universal control of a double quantum dot qubit in silicon 
MOS", IEEE International Electron Devices Meeting (IEDM), 2017. doi: 
10.1109/IEDM.2017.8268507 
[27] B. Voisin, V.-H. Nguyen, J. Renard, X. Jehl, S. Barraud, F. Triozon, M. 
Vinet, I. Duchemin, Y.-M. Niquet, S. De Franceschi, M. Sanquer, "Few-
Electron Edge-State Quantum Dots in a Silicon Nanowire Field-Effect 
Transistor”, Nano Lett., 14 (4), pp. 2094-2098, 2014. doi: 
10.1021/nl500299h 
[28] C. H. Yang, A. Rossi, R. Ruskov, N. S. Lai, F. A. Mohiyaddin, S. Lee, C. 
Tahan, G. Klimeck, A. Morello, A. S. Dzurak, “Spin-valley lifetimes in a 
silicon quantum dot with tunable valley splitting”, Nature 
Communications, 4, 2069, 2013. doi: 10.1038/ncomms3069 
[29] Y.-M. Niquet, D. Rideau, C. Tavernier, H. Jaouen, X. Blase, “Onsite 
matrix elements of the tight-binding Hamiltonian of a strained crystal: 
Application to silicon, germanium, and their alloys”, Phys. Rev. B., 79, 
245201, 2009. doi: 10.1103/PhysRevB.79.245201 
[30] W. Huang, M. Veldhorst, N. M. Zimmerman, A. S. Dzurak, D. Culcer, 
"Electrically driven spin qubit based on valley mixing", Phys. Rev. B, 95, 
075403, 2017. doi: 10.1103/PhysRevB.95.075403 
 
